LATEST POSTS Uncategorized


  CBSE / UGC NET COMPUTER SCIENCE CORNER Month General Paper Computer Science Jan 2017 Paper 1 Paper 2 Paper 3 August 2016 Paper 1 Paper 2 Paper 3 July 2016 Paper 1 Paper 2 Paper 3 December 2015 Paper 1 Paper 2 Paper 3 June 2015 Paper 1 Paper […]

net


An 8KB direct mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprises 1 Valid bit, 1 Modified bit, as many bits as the minimum needed to identify the memory block […]

Architecture MCQ