CBSE UGC NET PREVIOUS PAPERS 1 2 3 SOLVED WITH EXPLANATION

  UGC NET COMPUTER SCIENCE SOLVED PREVIOUS YEAR PAPERS 2 AND 3 CLICK BELOW LINK:  COMPUTER SCIENCE SOLVED PREVIOUS PAPERS 2 AND 3 UGC NET GENERAL PAPER 1 PREVIOUS YEARS PAPERS SOLVED CLICK BELOW LINK: PREVIOUS YEAR SOLVED PAPER 1 LAST MINUTE NOTES FOR UGC NET GATE ALL SUBJECTS CLICK […]


GATE STUDY MATERIAL

GATE PREVIOUS YEARS COMPUTER SCIENCE QUESTIONS SOLVED: GATE QUESTIONS COMPUTER SCIENCE SUBJECT WISE SOLVED GATE COMPUTER SCIENCE NOTES LAST MINUTE NOTES


COMPUTER SCIENCE MCQ’S – ALL SUBJECTS

DBMS MCQ DATA STRUCTURE MCQ COMPUTER ORGANISATION MCQ OPERATING SYSTEM MCQ THEORY OF COMPUTATION UNIX MCQ DISCRETE STRUCTURE MCQ ARTIFICIAL INTELLIGENCE MCQ COMPUTER GRAPHICS MCQ SOFTWARE ENGINEERING MCQ PROGRAMMING MCQ KEEP IN TOUCH MORE MCQ’S WILL UPLOAD SOON


LEARN HTML

SUBJECTIVE NOTES ON INTERNET APPLICATION AND HTML contact for learn practical knowledge of the following technologies at low cost in jalandhar call : 94178-24400 INTRODUCTION TO HTML TABLES IN HTML FORMS IN HTML IMAGES  HYPERLINK WWW WEB BROWSER LIST IN HTML FRAMES NEWSGROUP DHTML SEARCH ENGINE JSON JQUERY DREAMWEAVER SEO


An 8KB direct mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprises 1 Valid bit, 1 Modified bit, as many bits as the minimum needed to identify the memory block mapped in the cache. What is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?

An 8KB direct mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprises 1 Valid bit, 1 Modified bit, as many bits as the minimum needed to identify the memory block […]


A computer system implements a 40 bit virtual address, page size of 8 kilobytes, and a 128-entry translation look-aside buffer (TLB) organized into 32 sets each having four ways. Assume that the TLB tag does not store any process id. The minimum length of the TLB tag in bits is _________

A computer system implements a 40 bit virtual address, page size of 8 kilobytes, and a 128-entry translation look-aside buffer (TLB) organized into 32 sets each having four ways. Assume that the TLB tag does not store any process id. The minimum length of the TLB tag in bits is […]


Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor’s read requests result in a cache hit. The average read access time in nanoseconds is____________.

Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor’s read requests result in a cache hit. The average read access time in nanoseconds […]


Consider the following statements: 1. The complement of every Turning decidable language is Turning decidable 2. There exists some language which is in NP but is not Turing decidable 3. If L is a language in NP, L is Turing decidable Which of the above statements is/are True?

Consider the following statements: 1. The complement of every Turning decidable language is Turning decidable 2. There exists some language which is in NP but is not Turing decidable 3. If L is a language in NP, L is Turing decidable Which of the above statements is/are True?  A Only […]